A Performance Comparison of HPCx and HECToR

A. Gray1, M. Ashworth2, J. Hein1, F. Reid1, M. Weiland1,
T. Edwards1, R. Johnstone2, P. Knight3

1EPCC, The University of Edinburgh, James Clerk Maxwell Building,
Mayfield Road, Edinburgh, EH9 3JZ, UK
2STFC Daresbury Laboratory, Warrington WA4 4AD, UK
3EURATOM/UKAEA Fusion Association, Culham Science Centre,
Abingdon, Oxfordshire, OX14 3DB, UK

March 7, 2008

Abstract

The results from running a range of synthetic and application benchmarks on the HPCx and HECToR
systems are presented and compared. It is found that there is not much difference between the systems
in terms of comparing similar numbers of processing cores, but HECToR is a much larger system with
many more cores and a more scalable interconnect. Memory bandwidth is seen to be a bottleneck for
certain applications on both systems, with HECToR more seriously affected.

This is a Technical Report from the HPCx Consortium
© HPCx UoE Ltd 2008

Neither HPCx UoE Ltd nor its members separately accept any responsibility for loss or damage from
the use of information contained in any of their reports or in any communication about their tests or
investigations.
1 Introduction

The HECToR UK academic supercomputing service commenced in 2007, and will overlap with the established HPCx service in a complementary fashion. This report gives, via a range of synthetic and application benchmarks, a performance comparison of the two services, with the aim of providing users with guidance on which system is better suited to their computational requirements.

In Section 2, the architectures of the machines are described, and the processing capabilities of the services are qualitatively compared. In Section 3 results from synthetic benchmarks are given and results from real application benchmarks are presented in Section 4.

2 Architecture

The HPCx (Phase 3) system [1] features 160 IBM eServer 575 compute nodes, each containing 8 dual core 1.5GHz IBM Power5 64-bit RISC chips, i.e. a total of 2560 cores are available. Each core has a private L1 instruction cache of 64KB and L1 data cache of 32KB. The L2 combined data and instruction cache of 1.9MB, and L3 cache of 36MB, are each shared between the two cores in a chip. Within a node, cores can communicate via shared memory, and communication between nodes is provided by an IBM High Performance Switch (HPS).

The HECToR (Phase 1) system [2] comprises 5664 nodes, each with one dual core AMD Opteron 2.8GHz chip, i.e. a total of 11328 cores. Each core has access to a private 64K L1 instruction cache, 64K L1 data cache and 1MB L2 cache. The two cores within a chip (or node) share 6GB of main memory. Each node controls a Cray Seastar2 network chip. Each Seastar2 has six links and the network is configured in a 3D toroidal topology.

Table 1 compares the processing resources available on the two systems. The processing core clock frequency on HECToR is almost a factor of two higher than HPCx. However, the HPCx cores can perform two floating multiply-add operations, i.e. four floating point operations, per cycle, whereas the HECToR cores can perform one multiplication plus one addition, i.e. two floating point operations, per cycle. This leads to a very similar peak performance per core. HECToR has around a factor of four more cores available, and therefore around a factor of four higher peak (and Linpack) performance than HPCx. Of course, in general real applications can only utilise a fraction of the total cycles available.

<table>
<thead>
<tr>
<th></th>
<th>HPCx</th>
<th>HECToR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip</td>
<td>IBM Power5 (dual core)</td>
<td>AMD Opteron (dual core)</td>
</tr>
<tr>
<td>Clock</td>
<td>1.5 GHz</td>
<td>2.8GHz</td>
</tr>
<tr>
<td>FPU</td>
<td>2 FMA</td>
<td>1M, 1A</td>
</tr>
<tr>
<td>Peak Perf/core</td>
<td>6.0 GFlop/s</td>
<td>5.6 GFlop/s</td>
</tr>
<tr>
<td>cores</td>
<td>2560</td>
<td>11328</td>
</tr>
<tr>
<td>Peak Perf</td>
<td>15.4 TFLOP/s</td>
<td>63.4 TFLOP/s</td>
</tr>
<tr>
<td>Linpack</td>
<td>12.9 TFLOP/s</td>
<td>54.6 TFLOP/s</td>
</tr>
</tbody>
</table>

Table 1: A comparison of the processing resources available on HPCx and HECToR.
3 Synthetic Benchmark Results

3.1 STREAMS

Figure 1 shows the results of the STREAMS Triad benchmark [3] which gives a measure of the memory bandwidth performance. To produce these results, the STREAMS code was modified to loop over multiple array sizes.

For each system, the cache structure can be seen through the discontinuities in bandwidth with increasing array size. At low array sizes, the HECToR L1 cache is seen to outperform the corresponding HPCx L1 cache. This can be attributed to the Streaming SIMD extensions on HECToR, which allow double element “vectors” to be loaded from L1 to the registers (or stored from the registers to L1), instead of single element scalars. At those arrays of intermediate size which fit into the lower levels of cache, HPCx has a clear advantage over HECToR. HECToR has a slight advantage for larger arrays which do not fit into the cache and are therefore streamed from main memory.
The benchmarks were repeated while only utilising one core per dual core chip on both systems. Any difference in these results to the fully utilised results indicate that the memory bandwidth cannot sustain both cores on the chip. There is no difference on L1 cache, as expected since the L1 cache is private to the core. On HPCx, there is a slight difference on L2 and a significant difference on L3 and main memory. The discontinuities seen within the range of the HECToR L2 cache (which is private to the core) can be attributed to a compiler issue, and disappear when the Streaming SIMD extensions (mentioned above) are disabled. On main memory, the differences between the fully utilised and under utilised results are more pronounced for HECToR than for HPCx. This indicates that the HPCx memory system can better sustain the cores than HECToR.

Results are also presented for the HECToR Test and Development system (TDS) which has an identical hardware and software to the main HECToR machine except for slightly slower cores (2.6GHz cf 2.8GHz), and less memory (4GB/node cf 6GB/node). At first glance it seems confusing that the TDS memory bandwidth is higher than the main HECToR system, despite the lower clock rate. However, this can be explained by the fact that the asymmetrical memory layout on the main system (one 4GB bank plus one 2GB bank), does not allow full interleaving, restricting the memory bandwidth. The TDS has a 2GB + 2GB memory layout which allows full interleaving.

3.2 INTEL MPI Benchmarks

The Intel MPI Benchmarks [4] give a measure of MPI communication performance. The top of Figure 2 shows results from the Multi Ping-Ping benchmark. This is based on the Ping-Ping benchmark, where pairs of processes simultaneously send messages to each other, but comprises multiple pairs of processes such that the resource is fully utilised to give a more realistic simulation of application behaviour. Each pair is split between nodes, forcing all communication to go through the network rather than shared memory. It can be seen that at low message sizes there is no significant difference between the systems, but HECToR performs better at high message sizes: the HECToR toroidal network has a higher saturation point than the HPCx switch.

The bottom of Figure 2 shows the results of the AlltoAll benchmark, where each process sends to each other process. It is seen that the HECToR network is significantly outperforming that of HPCx for all message sizes.

4 Application Benchmark Results

4.1 PDNS3D

The PDNS3D (formerly known as PCHAN) code is designed to simulate the flowing of fluids to study turbulence [5]. This is achieved by solving the governing equations of motion from first principles.

Since HECToR is a new system, it is of value to explore the range of compiler optimisations available. The bottom of Figure 3 compares a variety of benchmark times gained while varying the compilation options to the Portland Group fortran compiler [6]. The -O<n> macros perform a range of optimisations, with the level of optimisation increasing with <n>, and -fast specifies generally optimal flags for the target platform. The -Mipa=fast,inline flag directs the compiler to, using inter procedural analysis, inline suitable routines. It can be seen that, for this code, there is advantage to be gained with the -O2 optimisation level (or higher), and further performance improvement is observed when the -fast macro is invoked. Inlining has no effect in this case. These results may vary from code to code, and users should benchmark their own code. The -fast -O3 option was used in the below PDNS3D system comparison results, and in general for the other applications in this paper.
Figure 2: Top: the dependence on the bandwidth (per task) of the message size for the Intel MPI Multi Ping-Ping Benchmark. Bottom: the dependence of the effective bisectional bandwidth on the message size for the Intel MPI AlltoAll Benchmark. Diamonds and triangles denote HECToR and HPCx results respectively.
Figure 3: Top: the dependence of the total core time on the number of cores for the PDNS3D T3 benchmark, where diamonds and triangles denote HECToR and HPCx results respectively. Bottom: the run time dependence on the compilation option used for a 64 core HECToR PDNS3D T3 benchmark.
Figure 4: The dependence of the total core time on the number of cores for the PDNS3D T3 benchmark. Fully utilised HPCx and HECToR nodes (closed symbols) are compared, on the top and bottom plots respectively, to runs where only a single core has been utilised per chip (open symbols). Also included are results from the HECToR TDS system.
Figure 5: The dependence of the total core time on the number of cores for the PDNS3D T3 benchmark, where results from the new optimised version of the code are included (broken lines). Diamonds and triangles denote HECToR and HPCx results respectively. Runs where only a single core per chip has been utilised on HECToR are included (open symbols).

The top of Figure 3 compares HECToR to HPCx in terms of dependence of the “total core time”, i.e. the number of cores multiplied by benchmark time, on the number of cores used. This metric indicates the cost of the job (i.e. low is good), and ideal scaling would be represented by a horizontal line. The negative gradient of the HPCx results indicate better than ideal scaling, and this can be explained by the fact that the problem size per core is becoming more suited to the Power5 cache structure as the number of cores increases. The main point to take from this graph is that HECToR performs almost a factor of 2 worse than HPCx for this code. It is strongly suspected that this is due to a memory bandwidth bottleneck. PDNS3D streams data from memory, and is thus very sensitive to the memory bandwidth.

Figure 4 shows results including runs for which the nodes have been underutilised. For each of HPCx and HECToR, runs were repeated but this time only using 1 core per dual-core chip, thus making available all the chip’s memory bandwidth to that core (but obviously having to utilise twice the resource for the same size of run). While the HPCx results improve by around a factor of 1.2, the HECToR results improve by a factor of 1.6. This is consistent with the results from the STREAMS benchmark (Section 3.1), and indicates that the HPCx cores can cope better with data streaming to both cores in a chip, for this problem at least.

These results are reinforced by the results on the HECToR TDS machine. As is observed for STREAMS in Section 3.1, this memory bandwidth sensitive application is performing better on the lower spec TDS due to the fact that the memory setup on the main machine is asymmetric. This memory bandwidth restriction on the main system may contribute to the performance difference between HPCx and HECToR.

An optimised version of PDNS3D has recently been made available. The main kernels have been restructured and as a result the code is less sensitive to the memory bandwidth. Figure 5 demonstrates the dramatic effect this has on the HECToR results: these are now in line with those from HPCx which are not significantly affected by the optimisation. The effect of only utilising one core per chip on HECToR is...
Figure 6: The dependence of the total core time on the number of cores for CENTORI (top) and GS2 (bottom) benchmarks. Diamonds, triangles and circles denote HECToR, HPCx and TDS results respectively. The GS2 plot includes runs where only a single core has been utilised per chip (open symbols).
Figure 7: the dependence of the total core time on the number of cores for the POLCOMS HRCS physics-only code, where diamonds and triangles denote HECToR and HPCx results respectively. Runs where only a single core per chip has been utilised on HECToR are included (open symbols).

also seen to be reduced in magnitude for the optimised code.

4.2 Nuclear Fusion: CENTORI and GS2

CENTORI and GS2 are codes which simulate plasma physics inside tokamak nuclear fusion devices. CENTORI simulates the plasma fluid flow, and was developed by UKAEA Fusion in collaboration with EPCC. GS2 [7] is an open source code which focuses on the physics at a smaller scale: it performs gyrokinetic simulations of low-frequency turbulence in tokamaks.

From the top of Figure 6, it is seen that HECToR and HPCx perform very similarly for CENTORI, with the scaling slightly better on HECToR. The TDS is around 10% faster than the main HECToR system. These results indicate that this code is not as sensitive to the memory bandwidth as PDNS3D (see Section 4.1).

GS2 is seen, from the bottom of Figure 6, to scale incredibly well on both HECToR and HPCx. The superscaling observed can likely be explained by cache effects: the problem may become more suited to the cache structure as the number of cores increases. The effect is more pronounced on HPCx, which can possibly be attributed to the L3 cache. HECToR outperforms HPCx at low core counts, but HPCx has the advantage at higher core counts. Similarly to PDNS3D (Section 4.1), the TDS is outperforming the main HECToR system when using two cores per chip. When only utilising one core per chip on HECToR this difference vanishes as is seen for the STREAMS benchmark (see Section 3.1). This indicates that this code is sensitive to the memory bandwidth, and the memory bandwidth to the HECToR chips is not able to sustain both cores. It should be noted that the advantage gained when only utilising one of the two cores per chip is not large enough to justify leaving the second core empty: users are charged for the total number of nodes used regardless of the number of cores utilised.
Figure 8: Top: the dependence of the total core time on the number of cores for the DL_POLY Gramicidin benchmark, where diamonds and triangles denote HECToR and HPCx results respectively. Bottom: a comparison of runs on HECToR using fully populated nodes (closed symbols) to those where only a single core has been utilised per chip (open symbols).
Figure 9: Top: The dependence of the total core time on the number of cores for the LAMMPS Rhodopsin benchmark, where diamonds and triangles denote HECToR and HPCx results respectively. The Open triangles denote the utilisation of SMT on HPCx. Bottom: A comparison of runs on HECToR (diamonds) and TDS (circles) systems using fully populated nodes (closed symbols) to those where only a single core has been utilised per chip (open symbols).
Figure 10: The dependence of the total core time on the number of cores for the NAMD F1ATP and AP0-A1 (top) and AMBER PMEMD Factor IX (bottom) benchmarks, where diamonds, triangles and circles denote HECToR, HPCx and TDS results respectively. Included are runs where only a single core has been utilised per chip (open symbols).
4.3 POLCOMS

Proudman Oceanographic Laboratory Coastal Ocean Modelling System (POLCOMS) uses 3-dimensional hydrodynamic model to simulate the marine environment [8]. Applications include coastal engineering, offshore industries, fisheries management, marine pollution monitoring, weather forecasting and climate research.

The jumpy results in Figure 7 indicate that the performance is particularly sensitive to the decomposition (which in turn is dependent on the number of cores), but HECToR is seen to have a significant performance advantage over HPCx. The effect of only utilising one core per chip on HECToR is not so pronounced as for some of the codes in this study. These results indicate that this code is not particularly sensitive to the memory bandwidth.

4.4 Molecular Dynamics

Molecular dynamics simulations account for a large fraction the HPCx service allocation, and this may well also be the case on HECToR. In this section, we present performance results from the DL_POLY, LAMMPS, NAMD and AMBER applications.

DL_POLY is a classical molecular dynamics code which can be used to simulate systems with very large numbers of atoms [9]. Here, DL_POLY3, which is parallelised by domain decomposition and is suitable for large numbers of cores (as opposed to DL_POLY2 which uses a Replicated Data strategy and is suitable for of order 100 cores), was run a system of gramicidin molecules in water with a total of 792,960 atoms.

LAMMPS is a molecular dynamics package which solves classical physics equations and is able to simulate a wide range of materials including atomic, molecular, metallic and hybrid systems [10]. Here a rhodopsin system, with 4096000 atoms, is benchmarked.

The NAMD code is designed to simulate biomolecular systems such as proteins [11]. Results are given for the ApoA1 (92224 atom) and F1ATP (327506 atom) benchmarks.

AMBER is a suite of molecular dynamics applications, in which PMEMD (Particle mesh Ewald molecular dynamics) is the application which demonstrates the best scaling. Here, results are given for the PMEMD Factor IX benchmark, which involves 90906 atoms.

The top of Figure 8 shows that DL_POLY is performing and scaling significantly better on HECToR than HPCx. This indicates that this code is more suited to the HECToR cores and interconnect, and does not suffer from the memory bandwidth sensitivity experienced by several of the previously studied applications. This is not surprising since molecular dynamics applications are typically characterised by strided memory accesses, and are hence more sensitive to the memory latency than bandwidth. The bottom of Figure 8 shows that, when only utilising 1 core per chip on HECToR, there is no significant difference in the performance, from full utilisation of cores, at low core numbers, but the scaling is significantly better. This could be because with only one core per chip there is no contention for the network resources.

The LAMMPS results (Figure 9) show the same characteristics as for DL_POLY, but with HECToR having more of an advantage. Also shown are HPCx results where Simultaneous Multithreading [12] has been activated, which is known to offer performance advantages for this type of application on HPCx [13].

The NAMD and PMEMD results are presented in Figure 10, and show similar trends to the above Molecular Dynamics applications, with the performance difference between HPCx and HECToR dependent on the specific benchmark. NAMD on HECToR is particularly insensitive to only utilising one core per chip.
5 Conclusions

A number of synthetic and application benchmarks were used to compare the performance of the two current UK academic supercomputing services: HPCx and HECToR.

The synthetic STREAMS benchmark showed that the memory bandwidth on both systems cannot sustain both cores on a chip, with HECToR more adversely affected. Comparing the HECToR and HPCx results depends on the array size, with HPCx having the advantage over most of the cache structure. The synthetic Intel MPI benchmarks indicate that the HECToR network has the advantage.

On a core by core basis, the application benchmark results were dependant on the type of application: some favoured HECToR while others favoured HPCx: on the whole there is not much difference between the systems. However, HECToR is a much larger system with more cores and a more scalable interconnect. It should also be noted that several of these applications may have received optimisation tailored to HPCx over the last few years, and there may still be room for improvements on HECToR. The application scaling was seen to be better on HECToR at large core counts.

It was observed that the memory bandwidth cannot sustain fully populated nodes on either system. This is a general problem for HPC systems these days, but here it was observed that, especially with the current asymmetric memory setup, the problem is significantly worse on HECToR than HPCx.

6 Acknowledgements

We thank Colin Roach (UKAEA) and Bill Dorland (University of Maryland) for assistance in porting GS2 to HECToR. Colin also supplied us with the NEV02 benchmark. Sarah Anderson (Cray), Jim Phillips (UIUC) and Ghengbin Zheng (UIUC) provided support in installing NAMD on HECToR.

References


